JPS58157152A - ガラス封止型半導体装置 - Google Patents
ガラス封止型半導体装置Info
- Publication number
- JPS58157152A JPS58157152A JP3955082A JP3955082A JPS58157152A JP S58157152 A JPS58157152 A JP S58157152A JP 3955082 A JP3955082 A JP 3955082A JP 3955082 A JP3955082 A JP 3955082A JP S58157152 A JPS58157152 A JP S58157152A
- Authority
- JP
- Japan
- Prior art keywords
- semiconductor device
- glass
- sealing
- semiconductor element
- ceramic
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/02—Containers; Seals
- H01L23/04—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls
- H01L23/053—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls the container being a hollow construction and having an insulating or insulated base as a mounting for the semiconductor body
- H01L23/057—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls the container being a hollow construction and having an insulating or insulated base as a mounting for the semiconductor body the leads being parallel to the base
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
Landscapes
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Die Bonding (AREA)
- Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP3955082A JPS58157152A (ja) | 1982-03-15 | 1982-03-15 | ガラス封止型半導体装置 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP3955082A JPS58157152A (ja) | 1982-03-15 | 1982-03-15 | ガラス封止型半導体装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS58157152A true JPS58157152A (ja) | 1983-09-19 |
JPH0221654B2 JPH0221654B2 (en]) | 1990-05-15 |
Family
ID=12556161
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP3955082A Granted JPS58157152A (ja) | 1982-03-15 | 1982-03-15 | ガラス封止型半導体装置 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS58157152A (en]) |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5773937U (en]) * | 1980-10-24 | 1982-05-07 |
-
1982
- 1982-03-15 JP JP3955082A patent/JPS58157152A/ja active Granted
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5773937U (en]) * | 1980-10-24 | 1982-05-07 |
Also Published As
Publication number | Publication date |
---|---|
JPH0221654B2 (en]) | 1990-05-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4975763A (en) | Edge-mounted, surface-mount package for semiconductor integrated circuit devices | |
US5701033A (en) | Semiconductor device | |
US5528079A (en) | Hermetic surface mount package for a two terminal semiconductor device | |
US4272644A (en) | Electronic hybrid circuit package | |
JPS58157152A (ja) | ガラス封止型半導体装置 | |
US3833753A (en) | Hermetically sealed mounting structure for miniature electronic circuitry | |
JP2661115B2 (ja) | Icカード | |
JPH083012Y2 (ja) | 電子部品収納用パッケージ | |
JPS623898Y2 (en]) | ||
JP3316494B2 (ja) | パッケージ型ハイブリット集積回路装置 | |
JPH034057Y2 (en]) | ||
JPH0749800Y2 (ja) | 半導体パッケージ用密閉型容器 | |
JPH03233960A (ja) | 樹脂封止型半導体装置 | |
JPH0686345U (ja) | 複合半導体装置 | |
JPS59188150A (ja) | 半導体装置 | |
JPS58140641U (ja) | ガラス封止形半導体パツケ−ジ | |
JPS58135945U (ja) | ガラス封止形半導体パツケ−ジ | |
JPH02137357A (ja) | 気密封止型パッケージ | |
JPS63111658A (ja) | 半導体装置 | |
JPS61245554A (ja) | 集積回路の収納方法 | |
JPS6245159A (ja) | 半導体装置 | |
JPH02291152A (ja) | 半導体素子収納用パッケージ | |
JPS58135946U (ja) | ガラス封止形半導体パツケ−ジ | |
JPS5984847U (ja) | 半導体素子用セラミツクパツケ−ジ | |
JPS59111046U (ja) | ガラス封止形半導体パツケ−ジ |